We present novel test set encoding and pattern decompression methods for core-based systems. These 
INTRODUCTION
System-on-a-chip designs containing embedded cores pose a number of difficult test challenges [1] . One of these involves the reduction of test application time. Testing time is especially important for a core-based system since long test times can significantly increase cost and require design changes, thereby affecting time-to-market. Unfortunately, the testing time for a core-based system can be very high due to the fact that the test patterns for the embedded cores are applied serially via However, a test-per-scan method increases the testing time unnecessarily for a core that employs a boundary scan chain for test application, and uses a separate circuit for capturing test responses. While parallel access to the core in such cases is possible by multiplexing the core I/Os to chip I/Os [2] , the routing and area overhead associated with such a test access mechanism can be prohibitive.
The testing time for a core-based system can be reduced by employing built-in self-test (BIST). However, BIST for logic cores is feasible only if the core vendor provides "BIST-able cores". Another problem in using BIST for core testing lies in the fact that practical (low-cost) pattern generation methods that provide high fault coverage require structural information about the IP core, either for test-point placement [3] , or for carrying out fault simulation and ATPG [4] . The core vendor usually provides only a precomputed test set for the core.
In order to reduce the testing time for "non-BIST-able cores", a recently proposed test vector compression/decompression method that uses an on-chip decoder and a cyclical scan register to apply a precomputed test set T to the core [5] . Test vectors provided by the core vendor are stored in compressed form in the tester memory, and transferred serially to the core and decompressed during test application. However, a problem with this method is that it is based on a test-per-scan architecture and is therefore inefficient for cores containing boundary scan registers that do not capture test responses.
In this paper, we introduce a new test compression/decompression method based on the use of twisted-ring (Johnson) counters (TRCs) [6] . Unlike the BIST method presented in [6] [7] . Hence, test methods that can be used with slower-speed, less expensive testers are becoming especially important [8] .
In contrast to a conventional test-per-scan method, the proposed method applies patterns to the core at every clock cycle, hence the test responses must be observed every clock cycle. We also show that the proposed compression method is flexible in that the TRC-based test can be designed using both fully-specified and partiallyspecified test sets. Finally, we compare the size of the encoded test sets (number of bits to be stored) for partially-specified patterns to the test sets obtained from ATPG programs that attempt to generate compact test sets [9] . The motivation for generating small test sets is to reduce testing time. However, the high degree of compression obtained for partially-specified test sets demonstrates that test set compaction is not always necessary-the testing time is reduced more effectively by encoding partially-specified test sets. The proposed encoding method provides significant test set compression (over 10X) for many full-scan and non-scan circuits.
The paper is organized as follows. In Section We now present another application of TRCs-test vector compression/decompression for embedded core testing that provides all the advantages of the method described in [6] . In addition, the proposed technique allows more efficient use of the TRC by removing a restriction that is inherent in the BIST architecture of [6] Patterns applied to core under test FIGURE 5 An example illustrating compression and pattern generation for a partially-specified test set.
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As an example, let us refer to Figure 5 . Starting from the all-0 initial states, the first pattern from
To that is applied to the core under test is tl-010XOX. However, since the starting state is completely-specified, the two don't-care bits of tl are mapped to 0s. It is possible that a few of the patterns generated by the TRC may be repetitions of patterns already applied to the core. However, this seems to occur rarely. For example, no patterns are repeated in the examples of Figure 2 and Figure 4 . A general characterization of the sequences generated by the test architecture of Figure 4 remains an interesting open problem.
The example in Figure 4 illustrates another key advantage of the proposed compression/decompression approach. A test set containing test cubes is usually compressed to generate a compact, completely-specified test set that is stored in tester memory. This is typically carried out during automatic test pattern generation (ATPG) [9] . In the example of the test set of Figure 4 , the number of bits required for storage can be reduced in this way from 30 to 24. This also reduces the testing time by 6 cycles for a test-per-scan testing scheme. On the other hand, if encoding is performed on the partially-specified test set, only 12 bits are required for storage. This represents a saving of 50% in tester memory and test application time. The patterns applied to the core under test are also shown in Figure 4 (the patterns from Tz are highlighted).
EXPERIMENTAL RESULTS
In this section, we evaluate the proposed test set compression/decompression method for the ISCAS benchmark circuits. We use the following measures in our evaluation: tester memory requirement, test application time, number of patterns applied to the core under test, and the test rate. Test data compression is not the only benefit of using the proposed pattern application scheme. As our experimental results demonstrate, we achieve significantly higher test rates for testper-clock architectures. Table I presents the experimental results for fully-specified test sets generated using the Mintest ATPG program [9] . These experiments were carried out using a Sun Ultra 10 We next compare the proposed method with the compression/decompression method of [5] . The compression reported in [5] is higher than that obtained by us using compact test sets generated by Mintest. However, the results reported in [5] were obtained using test sets with a considerably larger number of patterns. Since we do not have access to the test sets used in [5] , we carry out a comparison using test sets generated by Atalanta [13] . The sizes of the test sets generated by Atalanta are similar to those used in [5] , and the compression achieved using by our method improves significantly for the larger test sets, thereby allowing a reasonable comparison.
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